MOSFET I-V characteristics (ID–VDS)

This calculator computes nMOSFET drain current with the long-channel square-law model plus channel-length modulation and plots it as a family of ID–VDS curves. It shows at a glance whether your operating point is in cutoff, the linear region or saturation, along with the drain current and small-signal parameters there.

Parameters

Operating point

Region
–
Drain current ID
–
Saturation voltage VDS,sat = VGS − Vth
–
Transconductance gm
–
Output resistance ro
–

The thick line is your VGS; thinner lines are lower gate voltages. The dashed line is the boundary between the linear and saturation regions (VDS = VGS − Vth). Subthreshold current and short-channel velocity saturation are not included.

The square-law model

In a long-channel nMOSFET, a channel forms once VGS exceeds the threshold voltage Vth. In the linear (triode) region at small VDS, ID = µnCox(W/L)[(VGS − Vth)VDS − VDS²/2], so the transistor behaves like a voltage-controlled resistor. When VDS exceeds the overdrive voltage VGS − Vth, the channel pinches off at the drain end, and in saturation ID = (1/2)µnCox(W/L)(VGS − Vth)², nearly independent of VDS.

Channel-length modulation and output resistance

In a real device, raising VDS in saturation moves the pinch-off point toward the source and shortens the effective channel, so the current still rises slightly. This channel-length modulation is modeled by multiplying ID by (1 + λVDS). The slope gives the small-signal output resistance ro ≈ 1/(λID), which sets an amplifier's intrinsic gain gm·ro. Shorter channels have larger λ and smaller ro, which is why analog circuits often use longer-than-minimum channels.

Finding the transconductance

In saturation, the change in current per change in gate voltage is gm = µnCox(W/L)(VGS − Vth) = 2ID/(VGS − Vth). At a fixed current, a smaller overdrive gives a larger gm but requires a larger device (larger W/L) and changes the voltage headroom. With the default values of Vth = 0.5 V, µnCox = 200 µA/V², W/L = 10, λ = 0.05 /V, VGS = 1.5 V and VDS = 1.2 V, ID ≈ 1.06 mA, gm ≈ 2.1 mS and ro ≈ 19 kΩ, giving gm·ro of about 40.

Limits of the model

The square law is an approximation for long-channel devices. In modern short-channel transistors, carriers reach velocity saturation in strong fields, so the current depends on (VGS − Vth) closer to linearly than quadratically. Below threshold the current is not zero either: subthreshold current changes exponentially with gate voltage, needing at least about 60 mV per decade at room temperature. Circuit design therefore relies on detailed compact models such as BSIM in simulation.

Practice MOSFET questions

When a long-channel MOSFET operates in the saturation region, the drain current ID is roughly proportional to what? (VGS: gate-source voltage, Vth: threshold voltage)

  1. AThe square of (VGS − Vth)
  2. BVGS − Vth
  3. CThe reciprocal of VGS
Show answer and explanation

Answer: A. The square of (VGS − Vth)

In saturation, a long-channel MOSFET follows ID = (1/2)μCox(W/L)(VGS − Vth)², so drain current is proportional to the square of (VGS − Vth) (the square law). VGS − Vth, the overdrive voltage, is a basic analog design parameter. In short-channel devices velocity saturation pushes the dependence toward linear, and mobility degradation and parasitic resistance add further deviations, so real designs use detailed models such as BSIM.

How does a MOSFET behave in the linear region, where the drain-source voltage VDS is sufficiently small?

  1. ALike a variable resistor whose resistance changes with gate voltage
  2. BLike a constant-current source independent of VDS
  3. CLike a diode that conducts in only one direction
Show answer and explanation

Answer: A. Like a variable resistor whose resistance changes with gate voltage

In the linear region drain current is nearly proportional to VDS, and the slope—conductance μCox(W/L)(VGS − Vth)—changes with gate voltage, so the device acts as a gate-controlled variable resistor. A switch's on state lies in this region, and on-resistance falls as gate voltage rises. The property is also used in analog switches and variable-gain circuits. When VDS exceeds VGS − Vth, the device enters saturation.

What is the condition for a long-channel nMOSFET to operate in the saturation region? (Assume VGS > Vth.)

  1. AVDS = 0
  2. BVDS < VGS − Vth
  3. CVDS ≥ VGS − Vth
Show answer and explanation

Answer: C. VDS ≥ VGS − Vth

With VGS > Vth and a channel present, once VDS ≥ VGS − Vth the gate-to-channel voltage at the drain end falls below Vth, the channel pinches off, and drain current becomes nearly independent of VDS—the saturation region. Amplifiers operate here, and the minimum VDS (= VGS − Vth) sets the lower limit of output swing. In short-channel devices velocity saturation makes current saturate at a lower VDS.

Which expression appropriately gives the small-signal output resistance ro of a MOSFET in saturation, using the channel-length modulation coefficient λ and drain current ID?

  1. Aro ≈ 1 / (λ × ID)
  2. Bro ≈ ID / λ
  3. Cro ≈ λ × ID
Show answer and explanation

Answer: A. ro ≈ 1 / (λ × ID)

Including channel-length modulation, saturation drain current rises slightly with VDS as ID(1 + λVDS), and the inverse of this slope is the output resistance ro ≈ 1/(λID). λ is roughly inversely proportional to channel length, so doubling L about doubles ro. The intrinsic gain gm·ro is only about 10–20 in highly scaled transistors, so cascodes and multistage designs are used to obtain enough gain.

FAQ

When is a MOSFET in saturation?

For an nMOSFET, a channel exists when VGS > Vth, and the device is in saturation when VDS ≥ VGS − Vth. With smaller VDS it is in the linear (triode) region.

Does saturation mean the same thing for a MOSFET and a BJT?

No. MOSFET saturation is the region where current is nearly independent of VDS and is used for amplification. BJT saturation means the transistor is fully switched on, which corresponds more closely to the MOSFET's linear region.

How do you calculate MOSFET output resistance?

In saturation, estimate it from the channel-length modulation coefficient and drain current as ro ≈ 1/(λID). For λ = 0.05 /V and ID = 1 mA, ro is about 20 kΩ.

Related terms

Threshold voltage Saturation region Cutoff region Channel-length modulation Mobility Transconductance

Semiconductor Calculators

Die per wafer and yield calculatorGross dies, yield (Poisson, Murphy, negative binomial) and cost per good die, with a wafer mapLithography resolution and depth of focus calculatorResolution (half-pitch), depth of focus and pitch splits from wavelength, NA and k1Setup and hold timing calculatorSetup and hold slack and maximum clock frequency for a flip-flop to flip-flop pathQuiz set builderPick topics and a question count to get a shareable quiz link for classes and trainingJunction temperature and thermal resistance calculatorJunction temperature, margin to Tj(max) and maximum power from power dissipation and thermal resistanceMemory bandwidth calculatorPeak and effective bandwidth of DDR, LPDDR, GDDR and HBM from transfer rate and bus widthADC SNR and effective number of bits (ENOB)SNR and effective number of bits of an ADC from resolution, clock jitter and oversamplingAmdahl's law and parallel speedupSpeedup and parallel efficiency from the parallel fraction and processor count, by Amdahl's and Gustafson's lawsCache address breakdown and average memory access timeTag, index and offset bits and average memory access time from cache size, line size and associativityCMOS power consumption (dynamic and static)Dynamic and static power from activity factor, capacitance, voltage, frequency and leakage, plus the power after DVFSPN junction built-in potential and depletion widthBuilt-in potential, depletion width, peak field and junction capacitance of a PN junction from doping and reverse biasThermal oxide thickness (Deal-Grove model)Silicon oxide thickness and consumed silicon from temperature, time, dry or wet ambient and orientation, using the Deal-Grove modelOn-chip interconnect RC delayWire resistance and capacitance, distributed RC delay and delay with driver and load from metal, width, thickness, spacing, dielectric constant and lengthPhase noise to RMS jitter conversionIntegrate a phase-noise profile in dBc/Hz to get a clock's RMS phase error and RMS jitterPDN target impedance and decoupling capacitorsTarget impedance from supply voltage, allowed ripple and current step, plus the self-resonant frequency and effective band of decoupling capacitors