Junction temperature and thermal resistance calculator

Enter the power dissipation, the ambient temperature and the thermal resistances from the datasheet to estimate the junction temperature Tj inside the chip. Two cases are compared, without a heat sink (θJA) and with one (θJC + θCS + θSA), each with its margin to the maximum junction temperature and the maximum power it allows.

Inputs

Results

Junction temperature TjMargin to Tj(max)Maximum power
No heat sink (θJA)–––
With heat sink (–)–––

Steady-state values from Tj = Ta + P × θ; the maximum power is (Tj(max) − Ta) ÷ θ. Transient heating from short power pulses is not included. θJA changes a lot with the board and airflow, so treat it as a guide.

Thermal resistance works like an electrical circuit

Power dissipated in the chip turns into heat that flows from the junction through the package and the board or heat sink to the surrounding air. Thermal resistance θ is the temperature difference produced per watt of heat flow, in °C/W. Treating temperature difference as voltage and heat flow as current gives an Ohm's law, ΔT = P × θ, and resistances in series simply add. The junction temperature is therefore Tj = Ta + P × θJA. With the defaults of P = 1 W, Ta = 25 °C and θJA = 50 °C/W, Tj = 75 °C, leaving a 50 °C margin to a 125 °C Tj(max).

Why θJA depends on the board, and ψJT

θJA is not a property of the package alone. It changes greatly with board size, the number of copper layers, copper area and airflow. Most datasheet values are measured on a JEDEC standard test board in still air, so they are best used to compare packages. In a real product heat spreads through the board copper, and θJA can be higher or lower than the table value. In a real system, Tj is often estimated from the measured package top temperature Tt as Tj = Tt + P × ψJT. Because not all heat leaves through the top, ψJT is called a thermal characterization parameter rather than a thermal resistance.

The heat sink chain and interface material

With a heat sink, heat flows mainly from junction to case, case to sink and sink to ambient, so the total is θJC + θCS + θSA. θJC is internal to the package and listed in the datasheet. θCS is the contact between case and heat sink; tiny air gaps in the rough surfaces block heat, so a thermal interface material (TIM) such as thermal grease or a thermal pad fills them. θSA depends on the heat sink size, fin shape and airflow. The defaults total 4.5 °C/W, giving Tj = 29.5 °C at 1 W and a maximum power of about 22.2 W.

Derating and design margin

For silicon ICs and power devices, Tj(max) is most often 125 °C or 150 °C, and the allowed power is Pmax = (Tj(max) − Ta) ÷ θ. Because the margin shrinks as the ambient temperature rises, datasheets show a derating curve that lowers the allowed power linearly with ambient temperature. With θJA = 50 °C/W and Tj(max) = 125 °C, for example, the limit is 2.0 W at 25 °C but only 0.8 W at 85 °C. Higher junction temperatures also raise failure rates and shorten lifetime, so real designs normally keep extra margin rather than running right at Tj(max).

Practice datasheet questions

Which is a correct caution when using the θJA (junction-to-ambient thermal resistance) given in a datasheet for the thermal design of real equipment?

  1. AIt is determined solely by the package structure, so the value does not change regardless of the board it is mounted on
  2. BThe larger the copper area on the board, the more heat is trapped, so θJA increases
  3. CIt is measured on a test board, so it varies greatly with the actual board's copper area, number of layers and airflow
Show answer and explanation

Answer: C. It is measured on a test board, so it varies greatly with the actual board's copper area, number of layers and airflow

θJA is measured with the IC mounted on a test board defined by standards such as JEDEC, inside an enclosure with still air. Much of the heat flows from the package through the pins and the exposed pad on the bottom into the board, so θJA depends strongly on the board. Even for the same package, it can differ by nearly a factor of two between a small single-layer board and a multilayer board with many solid planes. Enlarging the copper area or adding airflow makes θJA smaller (easier heat dissipation). Treat the datasheet value as a guide for comparison, and verify by measuring temperature on the actual equipment.

An IC with maximum junction temperature Tj(max) = 125 °C and θJA = 50 °C/W is used at an ambient temperature Ta = 85 °C. What is the upper limit on allowable power dissipation?

  1. A0.8 W
  2. B2.5 W
  3. C1.7 W
Show answer and explanation

Answer: A. 0.8 W

Junction temperature is given by Tj = Ta + P × θJA. Solving for P gives P = (Tj(max) − Ta)/θJA = (125 − 85)/50 = 0.8 W. The higher the ambient temperature, the smaller the allowable temperature rise, and so the smaller the allowable power. 2.5 W is the mistake of forgetting to subtract the ambient temperature (125/50), and 1.7 W is the mistake of computing 85/50. In practice, considering that θJA varies with the board and allowing derating margin, design to keep power below the calculated value.

When estimating the junction temperature of a power device used with a heatsink, which combination should be used as the junction-to-ambient thermal resistance?

  1. AThe datasheet θJA (junction-to-ambient) plus the heatsink-to-ambient thermal resistance
  2. BThe sum of θJC, the case-to-heatsink contact thermal resistance and the heatsink-to-ambient thermal resistance
  3. COnly the datasheet θJA (junction-to-ambient); attaching a heatsink does not change the value
Show answer and explanation

Answer: B. The sum of θJC, the case-to-heatsink contact thermal resistance and the heatsink-to-ambient thermal resistance

θJC is the thermal resistance from the junction to the package's heat-dissipating surface (the case), measured with the case held at a constant temperature. With a heatsink attached, most heat flows from the case into the heatsink, so θJC, the contact thermal resistance θCS of thermal grease or similar, and the heatsink thermal resistance θSA are added in series. For example, 1.0 + 0.5 + 3.0 = 4.5 °C/W, so a 10 W loss gives a temperature rise of 45 °C. θJA is measured without a heatsink, with the device mounted on a test board, so it cannot be used in this case.

What maximum junction temperature (Tj max) is commonly specified for typical silicon power devices?

  1. AAbout 500 °C
  2. BAbout 50 °C
  3. CAbout 150 to 175 °C
Show answer and explanation

Answer: C. About 150 to 175 °C

Silicon power devices typically have a maximum junction temperature of 150 °C or 175 °C. Beyond it, leakage current rises sharply, inviting thermal runaway, and lifetime shortens dramatically, so designs keep margin (operating around 125 °C, for example). SiC itself withstands over 300 °C, but package materials—solder, bond wires and resins—limit practical operation.

FAQ

When do I use θJA and when θJC?

θJA is the junction-to-ambient resistance when the part is cooled by the board and surrounding air without a heat sink. θJC is the junction-to-case resistance, which you add to θCS and θSA when a heat sink is attached. Adding θSA to θJA for a heat-sink design is a mistake.

How much power is allowed with Tj(max) = 125 °C, θJA = 50 °C/W and Ta = 85 °C?

Pmax = (125 − 85) ÷ 50 = 0.8 W. At an ambient temperature of 25 °C the limit would be (125 − 25) ÷ 50 = 2.0 W, so hotter environments allow less power.

Why does the datasheet θJA not match my board?

θJA is measured under fixed conditions such as a JEDEC standard test board, and it changes greatly with board size, copper layers and airflow. In real systems the junction temperature is often estimated from the measured package top temperature using ψJT.

Related terms

Thermal resistance

Semiconductor Calculators

Die per wafer and yield calculatorGross dies, yield (Poisson, Murphy, negative binomial) and cost per good die, with a wafer mapLithography resolution and depth of focus calculatorResolution (half-pitch), depth of focus and pitch splits from wavelength, NA and k1Setup and hold timing calculatorSetup and hold slack and maximum clock frequency for a flip-flop to flip-flop pathMOSFET I-V characteristics (ID–VDS)Change Vth, W/L and λ and see the ID–VDS curves and the operating point: region, ID, gm and roQuiz set builderPick topics and a question count to get a shareable quiz link for classes and trainingMemory bandwidth calculatorPeak and effective bandwidth of DDR, LPDDR, GDDR and HBM from transfer rate and bus widthADC SNR and effective number of bits (ENOB)SNR and effective number of bits of an ADC from resolution, clock jitter and oversamplingAmdahl's law and parallel speedupSpeedup and parallel efficiency from the parallel fraction and processor count, by Amdahl's and Gustafson's lawsCache address breakdown and average memory access timeTag, index and offset bits and average memory access time from cache size, line size and associativityCMOS power consumption (dynamic and static)Dynamic and static power from activity factor, capacitance, voltage, frequency and leakage, plus the power after DVFSPN junction built-in potential and depletion widthBuilt-in potential, depletion width, peak field and junction capacitance of a PN junction from doping and reverse biasThermal oxide thickness (Deal-Grove model)Silicon oxide thickness and consumed silicon from temperature, time, dry or wet ambient and orientation, using the Deal-Grove modelOn-chip interconnect RC delayWire resistance and capacitance, distributed RC delay and delay with driver and load from metal, width, thickness, spacing, dielectric constant and lengthPhase noise to RMS jitter conversionIntegrate a phase-noise profile in dBc/Hz to get a clock's RMS phase error and RMS jitterPDN target impedance and decoupling capacitorsTarget impedance from supply voltage, allowed ripple and current step, plus the self-resonant frequency and effective band of decoupling capacitors