What is HBM?

High Bandwidth Memory. Multiple DRAM dies stacked with TSVs, achieving very high bandwidth through an extremely wide bus.

Field: Advanced packaging (3D and chiplets)

HBM in the explanations

Questions that mention HBM (19)

  1. Which correctly describes HBM (High Bandwidth Memory)?
  2. In AI GPUs, what is the main reason the GPU chip and HBM are placed side by side on one silicon interposer?
  3. In HBM, what is the typical number of DRAM dies stacked in one stack?
  4. Which correctly describes the role of the base die (logic die) at the bottom of an HBM stack?
  5. Which TSMC 2.5D packaging technology is widely used to place AI GPUs and HBM side by side on a silicon interposer and connect them?
  6. Through the HBM3 generation, which is the data bus width per HBM stack?
  7. What is the main role of ESD protection diodes connected to the input/output pins of an IC?
  8. Which is a characteristic of GDDR, used as graphics memory for GPUs?
  9. What is the performance limitation called that arises because improvements in memory bandwidth and latency have not kept up with improvements in processor performance?
  10. Which trio correctly names the three major manufacturers holding large shares of the global DRAM market?
  11. What is the main reason GPUs are well suited to matrix operations and AI training and inference?
  12. Which is an appropriate example of a field that has strongly boosted semiconductor demand in recent years?
  13. Which industry body develops standards for DRAM such as DDR?
  14. Which is an appropriate reason the back end (packaging) has become more important in recent years?
  15. Which correctly describes a TSV (through-silicon via)?

Related terms

Silicon interposer 2.5D packaging GPU Memory wall CoWoS ESD (electrostatic discharge) LPDDR TSV (through-silicon via) Wire bonding 3D packaging

Back to the glossary