What is Unintended latch?
A latch created by synthesis when a description intended as combinational logic fails to assign an output under some condition, so the value must be held.
Field: HDL & Verification
Related terms
Asynchronous reset Blocking assignment Combinational loop Constrained random verification Four-state logic Gate-level simulation Generate statement Hardware description language (HDL) Lint tool Mealy machine