What is Generate statement?

A Verilog construct that expands hardware descriptions by loops or conditions, used for example to instantiate a module repeatedly in a regular pattern.

Field: HDL & Verification

Questions that mention Generate statement (1)

  1. What does the generate statement above do?

Related terms

Asynchronous reset Blocking assignment Combinational loop Constrained random verification Four-state logic Gate-level simulation Hardware description language (HDL) Lint tool Mealy machine Nonblocking assignment

Back to the glossary