What is Combinational loop?

A structure in which combinational output feeds back to its own input without a flip-flop. It can oscillate or fail to settle and defeats timing analysis, so it is avoided.

Field: HDL & Verification

Related terms

Asynchronous reset Blocking assignment Constrained random verification Four-state logic Gate-level simulation Generate statement Hardware description language (HDL) Lint tool Mealy machine Nonblocking assignment

Back to the glossary