LSI design flow and EDA

What is the technology called that automatically generates RTL from algorithm descriptions written in C or C++?

  1. AHigh-level synthesis (HLS)
  2. BLogic synthesis
  3. CPlace and route
Show answer and explanation

Answer: A. High-level synthesis (HLS)

High-level synthesis takes behavioral descriptions written in C/C++ and automatically decides allocation of operators and registers and the order of operations (scheduling), generating RTL. Raising the abstraction level of design shortens development time, so it is used in designing circuits for signal processing, AI and similar applications.

Practice this topic Back to topic

More LSI design flow and EDA questions

  1. Which low-power design technique stops the clock to unused circuit blocks to reduce wasted power?
  2. Which is an appropriate fix when static timing analysis finds a setup violation?
  3. Why is static timing analysis performed under multiple conditions combining process variation, supply voltage and temperature?
  4. What is the step called that extracts wire resistance and capacitance from the layout after place and route?
  5. In verifying large SoCs, which technique runs the designed circuit on dedicated hardware or FPGAs and verifies it quickly together with software?