What is Reset synchronizer?

A circuit that applies an asynchronous reset immediately but aligns its release to the clock through two flip-flops before distributing it.

Field: HDL & Verification

Reset synchronizer in the explanations

Questions that mention Reset synchronizer (1)

  1. In circuits using asynchronous reset, why is reset release (the 0-to-1 transition) synchronized to the clock through two flip-flops before distribution?

Related terms

Asynchronous reset Flip-flop Blocking assignment Combinational loop Constrained random verification Four-state logic Gate-level simulation Generate statement Hardware description language (HDL) Lint tool

Back to the glossary