LSI design flow and EDA

In low-power design, which standard format describes the "power intent", such as power domains, power shutoff and level shifters, separately from the circuit description?

  1. AUPF (Unified Power Format)
  2. BGDSII
  3. CSPICE netlist
Show answer and explanation

Answer: A. UPF (Unified Power Format)

UPF is a standard format describing power design intent: which blocks run on which supplies, when supplies are shut off, and what isolation cells or level shifters sit between domains. Combined with RTL, it lets synthesis, verification, place-and-route and other tools handle the power structure consistently.

  • A. Correct. It is the standard format for describing power intent.
  • B. GDSII is a layout data format.
  • C. A SPICE netlist describes circuits at the transistor level.
Practice this topic Back to topic

More LSI design flow and EDA questions

  1. What is the verification called that uses dedicated tools to check whether synchronizers are correctly inserted where signals pass between circuits running on different clocks?
  2. What is it called to reflect small fixes found late in design or during manufacturing by partially modifying the existing layout, without redoing the whole design?
  3. Which set correctly names cells with no logic function (or auxiliary ones) placed among standard cells to fill gaps, tie well potentials and suppress supply noise?
  4. What is the task called of circuit-simulating standard cell delay and power across various input transition times, load capacitances, voltages and temperatures and compiling the results into tables?
  5. In static timing analysis, what is the technique called that multiplies delays by factors to add margin for transistor and wire delays varying by location even within the same chip?