Hardware Security: Advanced Topics and Trends

Which is the most appropriate design for authenticated debugging that lets only the manufacturer's engineers open the debug port of shipped products?

  1. ASet a fixed password common to all products, so that entering it opens the debug port of any product
  2. BLeave the debug port open and write in the user manual that "users must not use the debug port", prohibiting its use
  3. CFor a challenge containing a per-device identifier and a random number that changes every time, open the port only for that session when a response signed with the manufacturer's private key is verified
Show answer and explanation

Answer: C. For a challenge containing a per-device identifier and a random number that changes every time, open the port only for that session when a response signed with the manufacturer's private key is verified

A shared password, once read out of one unit or leaked by someone involved, lets the debug ports of all products be opened. In the challenge-response approach, the device holds only the public key for verification, and the private key used for signing is kept inside the manufacturer's HSM or similar. Because the challenge includes the device identifier and a random number that changes every time, a recorded response cannot be reused on another device or in a later session. By specifying in the response how much is opened (which cores and memory) and keeping records, use can be limited to legitimate purposes such as failure analysis.

  • A. A shared password works on all products once it leaks from a single unit.
  • B. Merely writing it down does not stop attackers.
  • C. Correct. A different response is needed for each device and each session.
Practice this topic Back to topic

Books on Hardware Security: Advanced Topics and Trends Ad

As an Amazon Associate I earn from qualifying purchases.

More Hardware Security: Advanced Topics and Trends questions

  1. The lifecycle state of a security chip is managed in stages such as test, production and failure analysis of returned parts (RMA). Which is an appropriate way to handle moving from the production state to the RMA state for failure analysis?
  2. Which correctly pairs the reason why scan chains for scan testing can become an attack path in a chip that performs cryptographic processing with a countermeasure?
  3. Which correctly explains the main reason a chip malfunctions under a voltage glitch that lowers the supply voltage for an instant?
  4. Among fault injection attacks, which correctly pairs the characteristics of methods using a laser and methods using electromagnetic pulses?
  5. A fault injection attempt succeeds with a probability of 0.1% each time, and the results of attempts are independent. Which is closest to the probability of at least one success in 1,000 attempts?