Hardware Security: Advanced Topics and Trends

Which correctly pairs the reason why scan chains for scan testing can become an attack path in a chip that performs cryptographic processing with a countermeasure?

  1. ASwitching to test mode in the middle of processing can let values of key-related registers be read out. Secrets are cleared on the mode switch, and after shipment scan is disabled or requires authentication
  2. BScan chains consume a lot of power during operation, which disturbs the power waveform and makes power analysis impossible. Therefore scan chains are connected to be as long as possible
  3. CScan chains only add wiring inside the chip and cannot be used to read data inside the chip out. Therefore no particular countermeasure is needed
Show answer and explanation

Answer: A. Switching to test mode in the middle of processing can let values of key-related registers be read out. Secrets are cleared on the mode switch, and after shipment scan is disabled or requires authentication

Scan design connects the flip-flops inside a chip so that the internal state can be set and read from outside. Research has shown that if intermediate states of a cryptographic circuit can be read out through scan, the key can be inferred by comparing intermediate values while varying the inputs. Countermeasures are therefore combined: resetting key registers and the like when switching to test mode, removing key registers from the chain, scrambling the scan output, and disabling scan with eFuses at shipment or allowing it only after authentication. Ease of testing and protection of secrets conflict, so both are considered early in the design.

  • A. Correct. The read-out path meant for testing is kept from being used to read secrets.
  • B. Scan chains are not a mechanism for preventing power analysis, and making them longer is no countermeasure.
  • C. Scan chains are precisely the mechanism for reading out the internal state.
Practice this topic Back to topic

Books on Hardware Security: Advanced Topics and Trends Ad

As an Amazon Associate I earn from qualifying purchases.

More Hardware Security: Advanced Topics and Trends questions

  1. Which correctly explains the main reason a chip malfunctions under a voltage glitch that lowers the supply voltage for an instant?
  2. Among fault injection attacks, which correctly pairs the characteristics of methods using a laser and methods using electromagnetic pulses?
  3. A fault injection attempt succeeds with a probability of 0.1% each time, and the results of attempts are independent. Which is closest to the probability of at least one success in 1,000 attempts?
  4. Suppose a firmware signature check is skipped by a single fault injection attempt with a probability of 1/1,000. The same check is now done in two places, so that the attack succeeds only if both are skipped. If one attempt can target both places at once and each is skipped independently with probability 1/1,000, what is the expected number of attempts until the attack succeeds?
  5. Among the TEEs used in confidential computing, which correctly describes the difference between VM-based TEEs that protect a whole virtual machine (such as AMD SEV-SNP and Intel TDX) and enclave-based TEEs that protect part of an application (such as Intel SGX)?