Hardware Security
Learn hardware security with multiple-choice questions focused on principles and countermeasures: speculative-execution side channels (Spectre and Meltdown), power analysis and timing attacks, secure boot, TEEs, PUFs and hardware Trojans.
Hardware Security: key points
Even when software is free of bugs, information can leak through properties of the hardware. Vulnerabilities known as Spectre and Meltdown exploit the fact that speculative execution and caches, which exist to improve performance, leave traces of data that should be invisible. Side-channel attacks can also infer cryptographic keys from tiny differences in power consumption or execution time.
Defensive technologies include secure boot, which starts only trusted software; trusted execution environments (TEEs), isolated even from the OS; PUFs, which use each chip's manufacturing variation like a fingerprint; and countermeasures against malicious circuits inserted during design or manufacturing (hardware Trojans). The goal is to understand principles and defenses, not attack procedures.
All Hardware Security questions (50)
- Which best describes the problems addressed by hardware security?
- Which describes a side-channel attack?
- Which correctly pairs the principle behind timing attacks with a typical countermeasure?
- What weakness lurks in the password comparison function above, and what is the fix?
- What is the main reason cache-based side-channel attacks work?
- What is the principle behind the speculative execution vulnerability known as Spectre?
- Why does information still leak in attacks like Spectre even though speculatively executed instructions are rolled back?
- What is the principle of the vulnerability called Meltdown, which affected some CPUs?
- What is the idea behind KPTI (kernel page-table isolation), introduced as a software countermeasure to Meltdown?
- Which is NOT used as a countermeasure to speculative-execution vulnerabilities such as Spectre?
- Which statement about countermeasures to speculative-execution vulnerabilities is generally correct?
- Among power analysis attacks on chips performing cryptography, what characterizes differential power analysis (DPA)?
- What is the idea behind masking, a countermeasure against power analysis?
- What characterizes electromagnetic side-channel analysis?
- Which describes a fault injection attack?
- Which is NOT a countermeasure against fault injection attacks?
- Which is a countermeasure against DRAM Rowhammer?
- Which correctly pairs why cold boot attacks work with a typical countermeasure?
- Which describes secure boot?
- What is the most suitable thing placed inside the chip as the root of trust for secure boot?
- What is the advantage of using public-key cryptography to verify software signatures in secure boot?
- In devices with secure boot, why is an anti-rollback mechanism needed?
- What is the main role of a TPM (Trusted Platform Module) installed in PCs and similar?
- What is the difference between secure boot and measured boot?
- Which describes remote attestation?
- Which describes a TEE (trusted execution environment)?
- What is the basic mechanism of Arm TrustZone?
- What characterizes enclave-style TEEs such as Intel SGX?
- In confidential computing on the cloud, what is the purpose of CPU features that encrypt virtual machine memory (such as AMD SEV or Intel TDX)?
- Which describes a PUF (physically unclonable function)?
- What is the advantage of using a PUF for key storage?
- What property does an SRAM PUF exploit?
- Why is error correction (such as helper data) combined with PUFs when deriving keys?
- Which describes a true random number generator (TRNG) built into a chip?
- What can happen if poor-quality, predictable random numbers are used to generate cryptographic keys?
- Which describes a hardware Trojan?
- What is the main reason hardware Trojans are hard to find with ordinary testing?
- Which is NOT a countermeasure against hardware Trojans?
- What is the danger of counterfeit chips (such as remarked parts) in the semiconductor supply chain?
- Why are debug ports such as JTAG disabled or placed behind authentication in shipped products?
- Which describes the tamper resistance required of security chips such as smart cards?
- Which method is commonly used to store keys written into a chip?
- Besides speed, what advantage comes from giving CPUs dedicated AES instructions (such as AES-NI)?
- What must be observed when implementing cryptographic code in constant time?
- What is the idea of partitioning a shared cache as a countermeasure to cache side channels?
- Why do some systems handling confidential work disable the CPU's simultaneous multithreading (SMT)?
- What countermeasure protects against external devices connected to a PC using DMA to read or write main memory without permission?
- What is the idea of "defense in depth," emphasized in hardware and software security?
- When manufacturing many devices, why give each device its own key instead of the same key in all of them?
- When a CPU hardware vulnerability is discovered, which is one countermeasure applied to CPUs already shipped?