What is TLB (translation lookaside buffer)?

A small cache that holds recent virtual-to-physical address translations. It avoids walking the page tables in memory on every access, speeding up address translation.

Field: CPUs and architecture

TLB (translation lookaside buffer) in the explanations

Questions that mention TLB (translation lookaside buffer) (1)

  1. Which cache holds the results of translating virtual addresses into physical addresses to speed up address translation?

Related terms

Virtual memory Amdahl's law Branch prediction Cache coherency Cache memory DMA (direct memory access) DVFS (dynamic voltage and frequency scaling) GPU Instruction set architecture (ISA) Interrupt

Back to the glossary