Hardware Security: Advanced Topics and Trends

Which correctly explains why Rowhammer protection by in-DRAM TRR (target row refresh) has been bypassed in research?

  1. ATRR is a mechanism that stops refresh, so while TRR is active, bits in all rows actually become more likely to flip
  2. BTRR works by first disabling ECC, so every time TRR acts, uncorrectable errors increase and attacks exploit them
  3. CThe number of rows it can track is limited, so activating many rows leaves some unprotected, and flips could also occur in rows two rows away
Show answer and explanation

Answer: C. The number of rows it can track is limited, so activating many rows leaves some unprotected, and flips could also occur in rows two rows away

Because of circuit-area limits, many in-DRAM TRR implementations recorded only a few frequently activated rows and gave the rows next to them extra refreshes. TRRespass, published in 2020, showed that activating many rows in turn overwhelmed the records, so bits flipped in unprotected rows. Half-Double, published in 2021, showed that flips occur even in rows two rows away, and that the extra refreshes (activations) meant to protect the adjacent rows can themselves add to the interference on rows further out. These results led to calls for mechanisms that count activations of every row exactly and for layered countermeasures across the whole system.

  • A. TRR does not stop refresh; it gives extra refreshes to the rows next to the targeted row.
  • B. TRR is separate from ECC and does not disable it.
  • C. Correct. Both the limit on how many rows can be tracked and the effect on rows further away were demonstrated.
Practice this topic Back to topic

Books on Hardware Security: Advanced Topics and Trends Ad

As an Amazon Associate I earn from qualifying purchases.

More Hardware Security: Advanced Topics and Trends questions

  1. What is wrong with the idea that "if ECC memory is used, there is no need to worry about Rowhammer"?
  2. Which correctly describes the idea of PRAC (per-row activation counting), added to the DDR5 standard updated in 2024 (JESD79-5C)?
  3. For simplicity, take the shortest interval at which rows in the same bank can be activated to be tRC = 50 ns. With a refresh period of 64 ms, the maximum number of times a neighbouring row can be activated between one refresh of a given row and the next is 64 ms ÷ 50 ns. What is this maximum number when the refresh rate is doubled?
  4. Which correctly describes the characteristics of the vulnerability called MDS (Microarchitectural Data Sampling), published in 2019?
  5. Which correctly pairs the descriptions of retpoline and IBRS, countermeasures against the Spectre variant that abuses indirect branch prediction (branch target injection)?