LSI design flow and EDA

In logic synthesis and static timing analysis, what is the description of timing conditions such as clock period and I/O delays called?

  1. APDK
  2. BTiming constraints (SDC, etc.)
  3. CGDSII
Show answer and explanation

Answer: B. Timing constraints (SDC, etc.)

Timing constraints describe the clock period and waveform, delays at I/O ports, paths excluded from timing checks and so on, and are written in formats such as SDC. Tools optimize and verify the circuit to meet these constraints. If the constraints are wrong, the resulting chip will not work correctly.

Practice this topic Back to topic

More LSI design flow and EDA questions

  1. Which are the typical formats of layout data handed to manufacturing for mask making?
  2. Which step at the start of place and route decides the rough placement of large circuit blocks, I/O pins, power wiring and the like?
  3. In RTL verification, which metric is used to evaluate how thoroughly verification has been done?
  4. What does "EDA" refer to?
  5. Which set correctly lists companies with large shares of the global EDA tool market?