HDL & Verification

What is the purpose of a reference (golden) model written in C or similar in verification?

  1. ATo hand it to the factory as the manufacturing blueprint
  2. BTo compute the same function another way and use its results as expected values to compare with the design's outputs
  3. CTo slow the circuit down so it is easier to watch
Show answer and explanation

Answer: B. To compute the same function another way and use its results as expected values to compare with the design's outputs

A reference model is a straightforward software implementation of the function the circuit must perform, without regard to timing. Feeding the same inputs to both the circuit and the model and comparing results generates expected values automatically, even for large volumes of random input. If built by the same person with the same misunderstanding as the design, it will miss bugs, so it should be written independently from the specification.

  • A. Layout data, not a C model, goes to the factory.
  • B. Correct. Agreement with an independently built model is checked.
  • C. It does not change speed.
Practice this topic Back to topic

More HDL & Verification questions

  1. What is the main purpose of dumping simulation results to a file in a format such as VCD?
  2. Why should the random seed be recorded in tests that use random inputs?
  3. Which describes constrained random verification in SystemVerilog?
  4. Which describes regression testing in circuit design?
  5. What is an advantage of SystemVerilog's logic type?