DRAM

What does the CAS latency (CL) of DRAM mean?

  1. AThe refresh interval
  2. BThe number of clock cycles from a read command (specifying the column address) until data is output
  3. CThe supply voltage of the DRAM
Show answer and explanation

Answer: B. The number of clock cycles from a read command (specifying the column address) until data is output

CAS latency is the number of clock cycles from receiving a read command that specifies the column address until the first data is output. A smaller value means a faster response, but the actual time is the product with the clock period, so faster-clocked standards have larger CL numbers.

Practice this topic Back to topic

More DRAM questions

  1. What is the main use of the DRAM standard called LPDDR?
  2. Which is a characteristic of GDDR, used as graphics memory for GPUs?
  3. What is the main purpose of burying the gate electrode in a trench in the silicon substrate (buried word line) in recent DRAM cell transistors?
  4. In DRAM, what is the main reason for splitting the address into row and column addresses and supplying them in turn through the same pins?
  5. What is the main purpose of dividing the inside of a DRAM into multiple banks?