What is Branch delay slot?

An ISA rule that the instruction right after a branch always executes, taken or not. Found in older ISAs such as MIPS, it exposed a pipeline detail in the ISA and later became a burden.

Field: ISA & Assembly

Questions that mention Branch delay slot (1)

  1. What is true of the branch delay slot found in older ISAs such as MIPS (the rule that the one instruction right after a branch always executes, taken or not)?

Related terms

Branch prediction Instruction set architecture (ISA) Addressing mode Application binary interface (ABI) Assembler Callee-saved register Caller-saved register Calling convention Compressed instruction Condition code

Back to the glossary