Power Electronics Circuits

In a voltage-source PWM inverter, which of the following correctly describes the effect of the dead time on the output voltage?

  1. ADuring the dead time the output terminal is connected to nothing and the output voltage is always zero, so the output voltage drops by a fixed fraction regardless of the current direction
  2. BThe dead time only prevents shoot-through of the upper and lower switches; it does not affect the output voltage and merely adds a little loss
  3. CThe output voltage during the dead time is set by the current direction, causing a voltage error that depends on the direction and distorting the current at low output voltages
Show answer and explanation

Answer: C. The output voltage during the dead time is set by the current direction, causing a voltage error that depends on the direction and distorting the current at low output voltages

During the dead time both the upper and lower switches are off, so the voltage of the output terminal is determined by whichever diode carries the current. If the current flows out to the load, the lower diode conducts and the output goes to the negative side; if it flows in, the upper diode conducts and the output goes to the positive side. An error that makes the voltage slightly lower (or higher) than the command therefore arises according to the current direction, and the waveform is distorted near the zero crossings of the current. The effect is most visible at low speed, where the output voltage is small, so dead-time compensation, which corrects the command according to the current direction, is used.

  • A. The voltage is not necessarily zero; whether it goes to the positive or negative side depends on the current direction.
  • B. The dead time causes an error in the output voltage, with a large effect especially at low voltages.
  • C. Correct. The sign of the error changes with the current direction, so the current is distorted.
Practice this topic Back to topic

Related calculators

Books on Power Electronics Circuits Ad

As an Amazon Associate I earn from qualifying purchases.

More Power Electronics Circuits questions

  1. The gate drive voltage is 10 V, and currents other than the gate charge are ignored. When a high-side MOSFET with a gate charge of 100 nC is driven by a bootstrap circuit, which of the following is the minimum capacitance that keeps the drop in the bootstrap capacitor voltage at one turn-on to 0.5 V or less?
  2. In a boost-type power factor correction circuit (PFC circuit) for a power supply that works from 100 to 240 V AC, which of the following correctly explains why the DC output voltage is often set to about 380 to 400 V?
  3. Which of the following is the synchronous speed of a four-pole induction motor operated from three-phase AC at 50 Hz?
  4. A four-pole induction motor operating at 60 Hz is running with a slip of 0.05. Which of the following is the rotor speed?
  5. Which of the following correctly explains why an induction motor cannot run at exactly the synchronous speed while operating as a motor?

Comparisons in this topic