AI Hardware & Software Stack

What is the main reason systolic arrays in AI accelerators compute matrix products efficiently?

  1. AEach unit reads data directly from main memory every time
  2. BThere is only one unit, so the circuit is simple
  3. CData is passed from unit to neighboring unit and reused, so memory reads are few and many units work simultaneously
Show answer and explanation

Answer: C. Data is passed from unit to neighboring unit and reused, so memory reads are few and many units work simultaneously

In a systolic array, data flows in a regular, pulse-like rhythm between multiply-accumulate units arranged in a grid. A value read once is passed from neighbor to neighbor and used in dozens of operations, so a great deal of computation is done relative to the data read from memory. Only short wires between neighbors are needed, so many units can be packed densely.

  • A. That would run out of bandwidth.
  • B. Many units are arranged in a grid.
  • C. Correct. Data reuse is the key.
Practice this topic Back to topic

More AI Hardware & Software Stack questions

  1. Why do some AI accelerators include large on-chip SRAM (tens to hundreds of MB)?
  2. Which describes the "weight-stationary" dataflow used in AI accelerators?
  3. Which is NOT an advantage of running AI inference on the device itself (at the edge), such as a smartphone, rather than on cloud servers?
  4. Why are the NPUs in smartphone SoCs more power-efficient than CPUs for AI inference?
  5. What should be kept in mind about AI accelerator performance figures quoted as "XX TOPS"?